

entity VHDL is
        port(
                A, B : in  INTEGER range 0 to 15;
                C    : out INTEGER range 0 to 15
        );
end VHDL;

architecture VHDL_1 of VHDL is
begin
        C <= A + B;
end VHDL_1;



