entity VHDL is
         port(
                A, B, C : in  BIT;
                Z       : out BIT
         );
end VHDL;


architecture VHDL_1 of VHDL is
begin
        Z <=  (A and B) or C;
end VHDL_1;


